Skip to content
Omni Design Technologies

Senior PnR (Place and Route) Engineer

BangaloreHybrid · India
Senior · Full-time · Engineering
POSTED 16 MAR 2021VERIFIED 2H AGO
Apply Ask
Role
2064 days opentrue age
Posted 16 Mar 2021
Pay
₹40.9L–₹65.4Lno pay posted
Market p25–p75
₹40.9L–₹65.4L
Bengaluru · n=4 · 365d to 4 Nov
CompanyOmni Design Technologies →
56open roles
Opened · 30d
+0
Closed · 30d
−0
3d of snapshots · 30d window
Market
17,061open · Senior Software engineering
Opened · 7d
+8945% of open
All software engineering
75,153open
All tracked boards · live 10 Nov · n=17,061
Visa
1H-1B LCAs · FY26
LCAs FY26 · n=1 · to 2026-05-06
Python

We are looking for an experienced place-and-route engineer, who is capable of driving the required digital backend flows to create our designs. The ability to work closely with rtl design team to understand partition architecture and drive physical aspects early in design cycle in a key feature of this role!

Qualifications

  • You should have physical design experience, with recent successful tapeouts in deep submicron technology and FinFet technology.
  • Knowledgeable in partition level P&R implementation, including floorplanning, clock & power distribution, timing closure, physical & electrical verification
  • Strong knowledge of PD construction & analysis flows and methodology
  • Ability to execute to stringent schedule & die size requirements
  • Strong communication skills
  • Experienced in industry standard tools, understand their capabilities and underlying algorithms
  • Experience with large SOC/IP designs with frequencies in excess of 500Mhz
  • Ability to resolve design and flow issues related to physical design, identify potential solutions and drive execution

Education and Experience

  • B.E./B.Tech./M.E./M.Tech in VLSI
  • Minimum of 5 years of working experience in PnR flow of a product company.
  • Candidate must have working experience in 16nm FF and on lower nodes.

Detailed responsibilities and skills

  • Perform Floor-planning and Placement, CTS, Routing.
  • LVS, DRC and Antenna checks and Generation of GDSII and .lib
  • Reliability checks like EM violations check and Signal Integrity issues like crosstalk
  • Perform physical verification, IR drop analysis, and generating SPEF
  • Knowledge of full RTL to GDSII flow (Floorplan, CTS, PnR, DRC/LVS, SI, IR Drop )
  • Hands-on experience with Cadence PnR tools, Floorplanning, IR Drop and Physical verification
  • Shave good understanding of verilog/VHDL
  • Exposure to low power techniques
  • Knowledge of tcl and Python scripting is a must

We are looking for trailblazers ...

We strongly believe that the pace of the ongoing hardware revolution will be greatly accelerated by Omni Design’s IP cores and the rapidly emerging semiconductor embedded design business ecosystem.

At Omni Design, we have created an exciting environment with amazing talent across multiple disciplines. We like self-motivated individuals, we encourage initiative, we look for leadership qualities, we value teamwork, we like diversity, and we reward excellence. We are looking for trailblazers to bring Omni Design’s vision to fruition.

If you are interested in making an impact as part of a young, fast growing, cutting edge technology company, please reach out to us.

Omni Design is an equal opportunity employer. We offer excellent compensation. We seek individuals that share our high standards and commitment to excellence.

Source · Omni Design TechnologiesFirst seen 2 NovOriginal ↗