Skip to content
Powerlattice

Senior or Staff Embedded Software Engineer

Chandler, AZOnsite · United States
Staff · FullTime · Engineering
POSTED 16 OCT
Apply Ask
Role
24 days opentrue age
Posted 16 Oct
Payin text
$130k–190kposted
▼ −26% vs market median $216k
$130k$255k
Market p25–p75
$186k–$255k
United States · n=2379 · 365d to 6 Nov
CompanyPowerlattice →
8open roles
Opened · 30d
+0
Closed · 30d
−0
30d window
Market
9,267open · Staff Software engineering
Opened · 7d
+5055% of open
All software engineering
75,188open
All tracked boards · live 10 Nov · n=9,267
Python

Senior/Staff Embedded Software Engineer

Reports to SVP Systems and Applications

About Us

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

About the Role

We are seeking a Senior/Staff Embedded Software Engineer who is excited to work at the intersection of firmware, automation, and silicon validation for next-generation Power Delivery Chiplets. In this role, you will build both embedded firmware (C on microcontrollers) and scalable Python-based validation infrastructure that directly impacts product quality and time-to-market.

You will have the opportunity to own critical pieces of the validation stack—from low-level firmware controlling hardware platforms to high-level automation frameworks, data systems, and customer-facing debug tools. The role offers broad exposure to silicon bring-up, lab automation, and system-level debugging, making it ideal for engineers who want to deepen their expertise across both embedded systems and software infrastructure.

As part of a highly collaborative environment, you’ll work closely with hardware, firmware, and silicon design teams, gaining hands-on experience with real-world power management systems and complex hardware interfaces. This role provides strong opportunities to grow into technical leadership, drive architecture decisions, and shape the validation ecosystem for future products.

Key Responsibilities

Design and implement Python-based validation frameworks, drivers, and automation tools

Build and maintain scalable validation infrastructure, including regression systems

Design device drivers, board-support packages, hardware interfaces, and low-level firmware

Develop GUIs and tools for customer debug and evaluation kits

Create and maintain databases for test logs, results, and analysis

Debug system-level issues across firmware, software, and hardware interfaces

Collaborate with hardware, validation, and silicon teams during bring-up and testing

Develop embedded firmware in C for microcontrollers

Qualifications

This role is onsite based in Chandler, AZ

B.S or M.S. in electrical engineering or related fields

7+ years of bring-up/embedded firmware level SW development experience

Strong Python skills for automation, scripting, and test framework development

Experience with embedded system bring-up and debugging

Familiarity with communication interfaces: I2C, SPI, I3C, JTAG

Experience automating and controlling lab instruments (DMMs, Oscilloscopes, Power supplies, etc.)

Solid understanding of embedded systems fundamentals (interrupts, peripherals, timing, etc.)

Experience with databases for validation data management

Experience developing GUI applications

Preferred Qualifications

Experience in one or more areas such as wireless, networking, motor control, power management, sensors, security, bootloaders, or high-performance compute

Silicon bring-up experience

Firmware programming and debug

Manufacturing deployment and debug experience

Ability to read schematics and support board-level debug (analog/digital)

Compensation & Benefits

Anticipated annual base salary: $130,000 - $190,000

Competitive salary, stock option grant and benefits package

Health, dental, vision, 401(k), etc.

Source · PowerlatticeFirst seen 7 NovOriginal ↗