Skip to content
MatX

SOC Integration Engineer

Mountain ViewHybrid · United States
FullTime · Hardware
POSTED 23 SEPTVERIFIED 1D AGO
Apply Ask
Role
48 days opentrue age
Posted 23 Sept
Payin text
$160k–275kposted
▲ +9% vs market median $200k
$160k$275k
Market p25–p75
$161k–$239k
MatX p25–p75
$218kn=22
H-1B median · Software engineering
$216k
SF Bay Area · n=1752 · 365d to 6 Nov
CompanyMatX →
43open roles
Opened · 30d
+1
Closed · 30d
−0
3d of snapshots · 30d window
Market
37,656open · Software engineering
Opened · 7d
+2,1716% of open
All software engineering
75,190open
All tracked boards · live 10 Nov · n=37,656
Visa
7H-1B LCAs · FY26
Median wage
$216k
LCAs FY26 · n=7 · to 2026-06-25
PythonLLMsDistributed systems

What MatX Is Building

MatX is on a mission to be the compute platform for AGI. We are developing vertically integrated full-stack solutions from silicon to systems including hardware and software to train and run the largest ML workloads for AGI. MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for these roles will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies.

What You'll Do Here

Drive the evolution of MatX's silicon architecture-to-design methodology by engineering scalable solutions for the seamless integration of all Subsystems into a comprehensive full-chip SOC RTL design.

Partner with SubSystem owners within the Design team to facilitate block integration and spearhead the development of the System-On-Chip (SOC) Top-level RTL.

Implement advanced automation for SOC top-level RTL integration and build processes to enable on-the-fly generation of SOC top-level RTL.

Collaborate closely with the Full Chip owner on the Physical Design team to incorporate necessary RTL modules and feedthroughs/highways, ensuring alignment with chip-level floorplan connectivity requirements within the SOC RTL.

Establish robust clock and reset methodologies through cross-functional collaboration with system, architecture, design, and physical design teams.

Define and support SoC-level timing constraints, ensuring rigorous validation against Subsystem design and physical design requirements.

Provide technical support to package and board teams by defining SOC pin requirements and facilitating the generation of interposer netlists.

Who You Are

Demonstrate proficiency in SystemVerilog and scripting languages such as Python or Perl to drive chip design RTL and associated flows.

Possess a proven track record in integrating high-performance computing elements (CPUs, GPUs, accelerators) and high-speed interconnect standards like UCIE, while managing memory and logical functionalities within the SOC RTL.

Apply working knowledge of logical equivalency verification for SOC-level subsystem interfaces, collaborating with physical design teams to incorporate floorplan requirements into the RTL.

Manage memory wrapper generation, including the integration of DFT wrappers into Subsystem RTL.

Provide automation support for generating and configuring SOC RTL with user-defined Subsystems for Design Verification (DV) purposes.

Leverage hands-on experience with AI-driven tools to architect automation for SOC integration and facilitate technical support for cross-functional implementation teams.

Utilize hands-on experience with design synthesis, linting, clock & reset-domain-crossing, and timing constraint validation to ensure high-quality SOC sign-off.

Familiarity with emulation platforms and verification methodologies is highly desirable.

Compensation

The US base salary for this full-time position is determined based on a variety of factors including role, experience, location, job related skills, and relevant education and training. Career length is only a guideline for compensation.

Early Career - $160,000 - $275,000 + equity

Mid Career - $175,000 - $400,000 + equity

Senior Career - $250,000 - $600,000 + equity

What We Offer

Time off: 4 weeks PTO (accrued) + 12 company Holidays + up to 3 weeks remote work

Health: Company-subsidized Medical (Kaiser or Anthem) for employees & dependents, Guardian Dental and Vision insurances for employee & dependents, and life insurance (employee only), plus HSA and FSA offerings via Lively.

Financial Security: Choose from Roth or pre-tax 401K (or both) with a 5% company contribution (even if you don't contribute), 100% company-paid life insurance (up to $300K), long-term disability and travel insurance.

Professional Development: $1500 per year Professional Development Budget

Team Meals: MatX provides onsite team lunch & dinner Monday - Friday, with your choice of ordering via WeBox, Specialty’s or via our reimbursement system

Source · MatXFirst seen 2 NovOriginal ↗