Skip to content
Etched

High-Speed Peripheral Firmware Lead

San JoseOnsite · United States
Staff · FullTime · Infrastructure
POSTED 12 NOVVERIFIED 4M AGO
Apply Ask
Role
0 days opentrue age
Closes in ~138d at the median (138d)
Posted 12 Nov · n=12
Pay
$180k–$275kno pay posted
$175k$275k
Market p25–p75
$175k–$250k
Etched p25–p75
$180k–$275kn=9
SF Bay Area · n=914 · 365d to 11 Nov
CompanyEtched →
118open roles
Opened · 30d
+5
Closed · 30d
−3
11d of snapshots · 30d window
Market
23,245open · Staff Other
Opened · 7d
+2,2009% of open
All other
625,195open
All tracked boards · live 12 Nov · n=23,245
Visa
5H-1B LCAs · FY26
Median wage
$174k
LCAs FY26 · n=5 · to 2026-06-29
C++

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

Lead the development of firmware that brings the high-speed peripherals of our custom AI accelerator to life. You and the team will own the low-level firmware responsible for controlling, configuring, and monitoring critical hardware interfaces, including PCIe, HBM, Ethernet, and other peripherals within our ASIC.

You'll work directly with ASIC architects and RTL engineers from early hardware design through pre-silicon development, first-silicon bring-up, and production. The team is responsible for making these interfaces work reliably and at their full performance potential, while helping shape the hardware/software architecture of future silicon generations.

This is a deeply hands-on technical leadership role for someone who enjoys building low-level software, solving difficult hardware problems, and taking ownership of critical parts of a new compute platform.

Key Responsibilities

Lead a team developing low-level firmware to control, configure, and monitor PCIe, HBM, Ethernet, and other high-speed peripherals on our custom ASIC.

Own the firmware architecture and implementation for these hardware blocks, from early design through silicon bring-up and production.

Develop and validate firmware in simulation and emulation environments before silicon is available.

Work directly with ASIC architects and RTL engineers to define hardware/software interfaces, influence design decisions, and debug complex integration issues.

Bring up new peripheral blocks on first silicon, diagnose hardware and firmware issues, and drive them to resolution.

Optimize peripheral configurations and firmware behavior to maximize performance and reliability.

Set technical direction for the team, drive design and code reviews, and mentor engineers while staying deeply involved in implementation and debugging.

You may be a good fit if you have

Bachelor's degree or equivalent practical experience.

Strong C/C++ programming skills and low-level software engineering fundamentals.

Experience developing firmware or drivers that interact directly with hardware.

Experience working with ASICs, SoCs, embedded processors, or complex hardware platforms.

Deep technical knowledge of at least one high-speed interface, such as PCIe, HBM, Ethernet, or a similar peripheral.

Experience with hardware initialization, register-level programming, and debugging hardware/software interactions.

Strong understanding of computer architecture, memory systems, concurrency, and performance.

Experience owning complex firmware components and making technical design decisions.

Ability to work closely with ASIC architects, RTL engineers, and hardware validation teams.

Experience providing technical direction, reviewing designs, and mentoring other engineers.

Strong candidates may also have experience with (Nice-to-have qualifications)

Pre-silicon firmware development using simulation, emulation, or FPGA platforms.

First-silicon bring-up of custom ASICs, SoCs, GPUs, or other complex chips.

Firmware development for PCIe, HBM, Ethernet, memory controllers, or high-speed interconnects.

Hardware/software co-design, including defining register interfaces and firmware requirements alongside RTL teams.

Debugging complex issues involving hardware initialization, data movement, synchronization, or peripheral performance.

Experience optimizing firmware and hardware configurations for latency, throughput, and reliability.

Building low-level firmware or driver architectures that support multiple silicon generations.

Experience leading small, highly technical engineering teams while remaining hands-on.

Source · EtchedFirst seen 12 NovOriginal ↗